# **Power MOSFET**

# 30 V, 2.5 A, Single N-Channel, SOT-23

#### **Features**

- Leading Planar Technology for Low Gate Charge / Fast Switching
- 4.5 V Rated for Low Voltage Gate Drive
- SOT-23 Surface Mount for Small Footprint (3 x 3 mm)
- These are Pb-Free Devices

#### Applications

- DC-DC Conversion
- Load/Power Switch for Portables
- Load/Power Switch for Computing



# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
30 V	85 mΩ @ 10 V	2.5 A
00 1	105 m $\Omega$ @ 4.5 V	



<b>MAXIMUM RATINGS</b> (T <sub>J</sub> = $25^{\circ}$ C unless otherwise noted)						
Param	Symbol	Value	Unit			
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	Ι <sub>D</sub>	2.0	А	
Current (Note 1)	State	$T_A = 85^{\circ}C$		1.5		
	t ≤ 10 s	$T_A = 25^{\circ}C$		2.5		
Power Dissipation (Note 1)	Steady T <sub>A</sub> = 25°C State		PD	0.73	W	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I <sub>D</sub>	1.5	А	
Current (Note 2)	State	$T_A = 85^{\circ}C$		1.1		
Power Dissipation (Note 2)	T <sub>A</sub> = 25°C		P <sub>D</sub>	0.42	W	
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	10	А	
ESD Capability (Note 3)		100 pF, 1500 Ω	ESD	125	V	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Source Current (Body Diode)			۱ <sub>S</sub>	2.0	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


#### THERMAL RESISTANCE RATINGS


Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	170	°C/W
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	300	

1. Surface-mounted on FR4 board using 1 in sq pad size.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

3. ESD Rating Information: HBM Class 0.





(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTR4503NT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NTR4503NT3G	SOT-23 (Pb-Free)	10000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter	Parameter Symbol Test Conditions		Min	Тур	Max	Units
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A	30	36		V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS}$ = 0 V, $V_{DS}$ = 24 V			1.0	μA
		$V_{GS}$ = 0 V, $V_{DS}$ = 24 V, $T_{J}$ = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)	•					
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$	1.0	1.75	3.0	V
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 10 V, I <sub>D</sub> = 2.5 A		85	110	mΩ
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 2.0 A		105	140	
Forward Transconductance	<b>9</b> FS	$V_{DS} = 4.5 \text{ V}, I_D = 2.5 \text{ A}$		5.3		S
CHARGES AND CAPACITANCES	•					
Input Capacitance	C <sub>iss</sub>			135		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 15 V		52		
Reverse Transfer Capacitance	C <sub>rss</sub>	*U2 - 10 V		15		
Input Capacitance	C <sub>iss</sub>			130	250	pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 24 V		42	75	-
Reverse Transfer Capacitance	C <sub>rss</sub>			13	25	
Total Gate Charge	Q <sub>G(TOT)</sub>			3.6	7.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V,		0.3		
Gate-to-Source Charge	Q <sub>GS</sub>	$I_{\rm D} = 2.5 \rm{A}$		0.6		
Gate-to-Drain Charge	Q <sub>GD</sub>			0.7		
Total Gate Charge	Q <sub>G(TOT)</sub>			1.9		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 24 V,		0.3		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 24 V, $I_{D}$ = 2.5 A		0.6		
Gate-to-Drain Charge	Q <sub>GD</sub>			0.9		
SWITCHING CHARACTERISTICS (No	ote 5)					
Turn-On Delay Time	t <sub>d(on)</sub>			5.8	12	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 15 V,		5.8	10	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 1 \text{ A}, \text{ R}_G = 6 \Omega$		14	25	
Fall Time	t <sub>f</sub>			1.6	5.0	
Turn–On Delay Time	t <sub>d(on)</sub>			4.8		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 24 V,		6.7		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 2.5 \text{ A}, \text{ R}_{\rm G} = 2.5 \Omega$		13.6		
Fall Time	t <sub>f</sub>			1.8		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS					
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS}$ = 0 V, I <sub>S</sub> = 2.0 A		0.85	1.2	V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.0 A,		9.2		ns
Reverse Recovery Charge	Q <sub>RR</sub>	dl <sub>S</sub> /dt = 100 A/µs		4.0		nC

#### **TYPICAL PERFORMANCE CURVES**




#### **TYPICAL PERFORMANCE CURVES**




vs. Gate Resistance

#### PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 





NOTES:

STYLE 21


PIN 1. GATE SOURCE 2.

3

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
- 3 THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, 4. PROTRUSIONS, OR GATE BURRS

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
с	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative